



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/614,327	07/08/2003	Bruno Ghyselen	4717-7600	7326

28765 7590 09/30/2004

WINSTON & STRAWN
PATENT DEPARTMENT
1400 L STREET, N.W.
WASHINGTON, DC 20005-3502

EXAMINER

WILCZEWSKI, MARY A

ART UNIT PAPER NUMBER

2822

DATE MAILED: 09/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

WJ

Office Action Summary	Application No.		Applicant(s)	
	10/614,327		GHYSELEN ET AL.	
	Examiner		Art Unit	
	Mary Wilczewski		2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 July 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) 26-33 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-25, 34 and 35 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 08 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☒ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>08/07/03; 22/07/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Election/Restrictions

Claims 26-33 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. The election is deemed made **without traverse** in the reply filed on 22 July 2004, since no arguments were presented traversing the restriction requirement.

Priority

Acknowledgment is made of applicant's claim for foreign priority based on an application filed in France on 9 July 2002. It is noted, however, that applicant has not filed a certified copy of the French application as required by 35 U.S.C. 119(b).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-13, 15-24 and 34-35 are rejected under 35 U.S.C. 103 as being unpatentable over Cheng et al., U.S. Patent 6,573,126, in view of Canaperi et al., U.S. Patent 6,524,935.

Cheng et al. disclose a method of preparing a semiconductor wafer which includes the steps of growing a first layer 808 of a first material (strained SiGe) on a matching silicon substrate 802 comprising a matching layer which includes graded SiGe

layer 804 and relaxed SiGe layer 806, growing a second layer 810 of a second semiconductor material, different from the first material, wherein the first and second layers each have substantially the same first lattice parameter, creating a region of weakness 812 to facilitate splitting, and removing the first layer from the second layer to produce a boundary on the second layer 810 that is substantially smooth and of substantially uniform thickness, see figure 8 and column 6, line 33, bridging column 7 to line 10. Note that Cheng et al. teach that layer 810 may be a material other than SiGe, for example, pure Ge or some III-V materials, col. 7, ll. 2-6.

Cheng et al. create the region of weakness in the first layer. Cheng et al. lack anticipation only of creating the region of weakness in the matching substrate. Canaperi et al. also disclose a method of preparing a semiconductor wafer by transferring thin layers from a first handling substrate to a second unfinished substrate by creating a region of weakness in the relaxed SiGe layer formed on substrate 10, see the abstract; figures 2-4; column 2, lines 25-50; and column 4, lines 9-55. It would have been obvious to one skilled in the art that the region of weakness created in the known method of Cheng et al. could have been formed in relaxed SiGe layer 806, since Canaperi et al. teaches that forming the region of weakness in the relaxed SiGe layer smoothes the surface of the relaxed SiGe epitaxial layer and ensures that the second substrate has a planarized major surface making it suitable for subsequent epitaxial growth.

Claims 14 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cheng et al., U.S. Patent 6,573,126, in view of Canaperi et al., U.S. Patent

Art Unit: 2822

6,524,935 as applied to claim 1 above, and further in view of Bae et al., U.S. Patent 6,633,066.

Cheng et al. and Canaperi et al. are applied as above. Both Cheng et al. and Canaperi et al. teach to separate the first and second substrates by creating a region of weakness in the first substrate by implanting hydrogen. However, it is well known in the art that two substrates can also be separated by the use of a porous layer. Bae et al. teach that both the implantation technique used in the prior art methods of Cheng et al. and Canaperi et al. and the technique of using a porous layer are art-recognized equivalent methods used for separating two substrates bonded together, see figures 3A-3E and 4A-4E of the Bae et al. patent. In light of the teaching of Bae et al., it would have been obvious to one skilled in the art that the separation technique of using a porous layer could have been substituted for the hydrogen implantation technique of Cheng et al. and Canaperi et al., since these techniques are art-recognized equivalents and produce the same result, namely, the separation of two bonded substrates.

Concerning claim 25, whereas Cheng et al. disclose an embodiment in which the matching layer and the second layer 810 comprise SiGe, claim 1 requires the first layer 808 and the second layer 810 to comprise different materials. Bae et al. has been cited as a teaching that it would have been obvious to use a strained Si layer in place of the strained SiGe first layer 808 used in the known method of Cheng et al., see figures 3A-3E and 4A-4E of the Bae et al. patent. The choice of material from which the first layer is made is purely a design choice dependent on what type of device is to be fabricated and what operating characteristics are desired. Hence, it would have been obvious to

Art Unit: 2822

one skilled in the art that a strained silicon layer could have been substituted for the strained SiGe layer used in the known method of Cheng et al., if a transistor having a silicon channel is desired.

Drawings

The drawings filed on 08 July 2003 are acceptable.

Conclusion


The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The additionally cited references disclose various methods used to fabricate SiGe on insulator (SGOI) structures.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary Wilczewski whose telephone number is (571) 272-1849. The examiner can normally be reached on Monday and Thursday.

The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to be 'M. Wilczewski', written in a cursive style.

M. Wilczewski
Primary Examiner
Tech Center 2800